


HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT



## Features

- High-speed access
- Commercial: 25/35/45/55ns (max.)
- Low-power operation – IDT70121/70125S Active: 675mW (typ.) Standby: 5mW (typ.)
- IDT70121/70125L
   Active: 675mW (typ.)
   Standby: 1mW (typ.)
- \* Fully asychronous operation from either port
- MASTER IDT70121 easily expands data bus width to 18 bits or more using SLAVE IDT70125 chip
- On-chip port arbitration logic (IDT70121 only)
- BUSY output flag on Master; BUSY input on Slave




• INT flag for port-to-port communication

- Battery backup operation—2V data retention
- TTL-compatible, signal 5V (±10%) power supply
- Available in 52-pin PLCC
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

# Description

The IDT70121/IDT70125 are high-speed 2K x 9 Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT70125 "SLAVE" Dual-Port in 18-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.



## NOTES:

1. 70121 (MASTER): BUSY is non-tri-stated push-pull output.

70125 (SLAVE): BUSY is input.

2. INT is totem-pole output.

## **JUNE 1999**

### IDT70121/IDT70125 High-Speed 2K x 9 Dual-Port Static RAM with Busy & Interrupt

Industrial and Commercial Temperature Ranges

## **Description (con't.)**

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by  $\overline{CE}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70121/IDT70125 utilizes a 9-bit wide data path to allow for Data/Control and parity bits at the user's option. This feature is especially

useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 675mW of power. Low-power (L) versions offer battery backup data retention capability with each port typically consuming 200µW from a 2V battery.

The IDT70121/IDT70125 devices are packaged in a 52-pin PLCC.

#### Pin Configurations<sup>(1,2,3)</sup> A10R Aol OEL NTL 80 INDEX ß ŝ 52 51 50 \$ $\sim$ 6 46 8 [ **OE**R A1L ]9 45 A2L A0R ] 10 44 A3L A1R \_ 11 43 A4L A2R IDT70121/125J 12 42[ A5L A3R J52-1<sup>(4)</sup> \_\_\_\_\_13 41L A6L A4R ] 14 40 A7L A5r 52-Pin PLCC \_\_\_\_\_15 39 A8L A6R Top View<sup>(5)</sup> \_16 38[ A9L A7R 17 37 I/OOL A8R 18 36 I/O1L A9R \_ 19 35 I/O2L I/O8R 20 I/O3L 34 l I/O7R 1/04L 1/05L 1/06L 1/07L 1/08L 1/08L 1/03R 1/02R 1/03R 1/03R 0 6 R 2654 drw 02

### NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. Package body is approximately .75 in x .75 in x .17 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

### IDT70121/IDT70125 High-Speed 2K x 9 Dual-Port Static RAM with Busy & Interrupt

Industrial and Commercial Temperature Ranges

#### Symbol Rating Commercial Unit & Industrial VTERM<sup>(2)</sup> V -0.5 to +7.0 Terminal Voltage with Respect to GND TBIAS Temperature -55 to +125 °C Under Bias °C TSTG -55 to +125 Storage Temperature Ιουτ DC Output 50 mΑ Current

## Absolute Maximum Ratings<sup>(1)</sup>

### NOTES:

### Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute

maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

# Maximum Operating Temperature and Supply Voltage<sup>(1,2)</sup>

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%
			2654 tbl 02

NOTES:

1. This is the parameter TA.

2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2		6.0(2)	V
VIL	Input Low Voltage	-0.5(1)		0.8	V

NOTES:

2654 tbl 01

1. VIL  $\geq$  -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 10%.

## **Capacitance** (T<sub>A</sub> = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions <sup>(1)</sup>	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 3dV$	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF
				2654 tbl 04

NOTE:

1. This parameter is determined by device characterization but is not production tested.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

			-	21S 25S		21L 25L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
LI	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, $V_{IN}$ = 0V to Vcc	_	10	_	5	μA
Ilo	Output Leakage Current	Vcc = 5.5V, $\overline{CE}$ = VIH, VOUT = 0V to Vcc		10		5	μA
Vol	Output Low Voltage	loL = +4mA		0.4		0.4	V
Vон	Output High Voltage	юн = -4mA	2.4	_	2.4	_	V

NOTE:

1. At Vcc ≤ 2.0V leakages are undefined.

2654 tbl 03

2654 tbl 06a

2654 tbl 06b

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(1,4,6)}$ (Vcc = 5V ± 10%)

					7012	1X25 5X25 I Only	7012	1X35 5X35 I Only	
Symbol	Parameter	Test Condition	Versi	on	Тур.	Max.	Тур.	Max.	Unit
ICC	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = VL$ , Outputs Open	COM'L	S L	135 135	260 220	135 135	250 210	mA
		$f = fMAX^{(2)}$	IND	S L	135 135	285 260	135 135	275 250	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{C}\overline{E}^{*}A^{*} = \overline{C}\overline{E}^{*}B^{*} = VH$	COM'L	S L	30 30	65 45	30 30	65 45	mA
		$f = fMAX^{(2)}$	IND	SL	30 30	80 65	30 30	80 65	
ISB2	Standby Current (One Port - TTL Level Inputs)	CĒ"A" = VL and CĒ"B" = VH <sup>©)</sup> Active Port Outputs Open, f=f⋈ax <sup>(2)</sup>	COM'L	S L	80 80	175 145	80 80	165 135	mA
		I=IMAX <sup>e</sup>	IND	S L	80 80	200 175	80 80	190 165	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	CĒ'A" and CĒ'B" ≥ Vcc - 0.2V           VIN ≥ Vcc - 0.2V or           VIN < 0.2V, f = 0 <sup>(3)</sup>	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	mA
		$VIN \le 0.2V, T = 0^{(6)}$	IND	SL	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\frac{\overline{CE}}{CE}^{*}A^{*} \leq 0.2V \text{ and} \\ \frac{\overline{CE}}{B^{*}} \geq VCC - 0.2V^{(5)} \\ \frac{1}{2}VCC - 0.2V^{(5)} \\ \frac{1}{2}VCC + 0.2V^$	COM'L	S L	70 70	170 140	70 70	160 130	mA
		$\forall N \ge Vcc - 0.2V \text{ or } \forall N \le 0.2V$ Active Port Outputs Open f = fMax <sup>(2)</sup>	IND	SL	70 70	195 170	70 70	185 160	

					7012	1X45 5X45 I Only	7012	1X55 5X55 I Only	
Symbol	Parameter	Test Condition	Versi	on	Тур.	Max.	Тур.	Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = VL$ , Outputs Open	COM'L	S L	135 135	245 205	135 135	240 200	mA
		$f = fMAX^{(2)}$	IND	S L	135 135	270 245	135 135	265 240	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}^{"}A^{"} = \overline{CE}^{"}B^{"} = VIH$ f = fMAX <sup>(2)</sup>	COM'L	S L	30 30	65 45	30 30	65 45	mA
		T = IMAX <sup>(4)</sup>	IND	S L	30 30	80 65	30 30	80 65	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^{"}A^{"} = VL \text{ and } \overline{CE}^{"}B^{"} = VH^{(5)}$ Active Port Outputs Open, f=fMAX^{(2)}	COM'L	S L	80 80	160 130	80 80	155 125	mA
			IND	S L	80 80	185 160	80 80	180 155	
ISB3	Full Standby Current (Both Ports - CMOS Level	$\overline{CE}$ "A" and $\overline{CE}$ "B" $\geq$ VCC - 0.2V VIN $\geq$ VCC - 0.2V or VIN < 0.2V, f = 0 <sup>(3)</sup>	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	mA
	Inputs)	$\nabla \mathbb{N} \leq 0.2 \nabla, 1 = 0^{10}$	IND	S L	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{\underline{CE}}^{*}A^{*} \leq 0.2V \text{ and} \\ \overline{CE}^{*}B^{*} \geq VCC - 0.2V^{(5)}$	COM'L	S L	70 70	155 125	70 70	150 120	mA
		$ \begin{array}{l} \text{VIN} \geq \text{VCC} - 0.2 \text{V or } \text{VIN} \leq 0.2 \text{V} \\ \text{Active Port Outputs Open} \\ \text{f} = \text{fMAX}^{(2)} \end{array} $	IND	S L	70 70	180 155	70 70	175 150	

### NOTES:

1. 'X' in part numbers indicates power rating (S or L).

3. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

4. Vcc=5V, TA=+25°C for Typ, and is not production tested.

5. Port "A" may be either left or right port. Port "B" is opposite from port "A".

<sup>2.</sup> At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

High-Speed 2K x 9 Dual-Port Static RAM with Busy & Interrupt

Industrial and Commercial Temperature Ranges

## Data Retention Characteristics (L Version Only)

Symbol	Parameter	Test Condition		Min.	<b>Typ</b> . <sup>(1)</sup>	Max.	Unit
Vdr	Vcc for Data Retention			2.0	_	_	V
ICCDR	Data Retention Current	Vcc = 2V, $\overline{CE} \ge$ Vcc - 0.2V	IND.	_	100	4000	μA
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	$V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2$	COM'L.	_	100	1500	
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	_		V


### NOTES:

1. Vcc = 2V,  $TA = +25^{\circ}C$ , and are not production tested.

2. tRC = Read Cycle Time.

3. This parameter is guaranteed but is not production tested.

## **Data Retention Waveform**




2654 drw 03

2654 tbl 07

# **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

2654 tbl 08



(For tLz, tHz, twz, tow) \*Including scope and jig.

5

# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(3,4)</sup>

		7012	1X25 5X25   Only	7012	1X35 5X35 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CYCLE	•			2	2	
tRC	Read Cycle Time	25		35		ns
tAA	Address Access Time		25	_	35	ns
tACE	Chip Enable Access Time	_	25		35	ns
taoe	Output Enable Access Time	_	12		25	ns
tон	Output Hold from Address Change	0		0		ns
١LZ	Output Low-Z Time (1.2)	0		0		ns
tHZ	Output High-Z Time (1,2)	_	10	-	15	ns
₽U	Chip Enable to Power Up Time (2.5)	0	_	0		ns
<b>t</b> ₽D	Chip Disable to Power Down Time <sup>(2,5)</sup>		50	_	50	ns

2654 tbl 09a

		7012	1X45 5X45 I Only	7012	1X55 5X55 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CYCLE						
tRC	Read Cycle Time	45	_	55	_	ns
tAA	Address Access Time		45		55	ns
<b>TACE</b>	Chip Enable Access Time		45		55	ns
<b>t</b> AOE	Output Enable Access Time	_	30		35	ns
toн	Output Hold from Address Change	0	_	0	_	ns
tLZ	Output Low-Z Time (1,2)	0	_	0	_	ns
tнz	Output High-Z Time (1.2)	_	20		30	ns
₽U	Chip Enable to Power Up Time (2,5)	0	_	0	_	ns
tPD	Chip Disable to Power Down Time (2,5)		50		50	ns

2654 tbl 09b

NOTES:


1. Transition is measured ±500mV from Low or High-impedance voltage with the Output Test Load (Figure 2).

2. This parameter guaranteed by device characterization, but is not production tested.


3. 'X' in part numbers indicates power rating (S or L).

Industrial and Commercial Temperature Ranges

Timing Waveform of Read Cycle No. 1, Either Side<sup>(1,2,4)</sup>



# Timing Waveform of Read Cycle No. 2, Either Side<sup>(5)</sup>



### NOTES:

- 1. Timing depends on which signal is aserted last,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}.$
- 2. Timing depends on which signal is deaserted first,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}.$
- 3. tBDD delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultanious read operations BUSY has no relationship to valid output data.
- 4. Start of valid data depends on which timing becomes effective last, tAOE, tACE, tAA, or tBDD.
- 5.  $R/\overline{W} = V_{IH}$ ,  $\overline{CE} = V_{IL}$ , and  $\overline{OE} = V_{IL}$ , and the address is valid prior to other coincidental with  $\overline{CE}$  transition LOW.

## **AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range**<sup>(4,7)</sup>

		7012	1X25 5X25 I Only	7012	21X35 25X35 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE CYCL	E					
twc	Write Cycle Time <sup>(4)</sup>	25		35	—	ns
tew	Chip Enable to End-of-Write	20		30	—	ns
taw	Address Valid to End-of-Write	20		30	—	ns
tas	Address Set-up Time	0		0		ns
twp	Write Pulse Width <sup>(6)</sup>	20		30	-	ns
twr	Write Recovery Time	0		0	—	ns
tow	Data Valid to End-of-Write	12		20	—	ns
tHZ	Output High-Z Time <sup>(1,2,3)</sup>		10		15	ns
τон	Data Hold Time <sup>6)</sup>	0		0		ns
twz	Write Enable to Output in High-Z <sup>(1,3)</sup>		10		15	ns
tow	Output Active from End-of-Write (12,3,5)	0		0	—	ns
	· · · · · · · · · · · · · · · · · · ·					2654 tbl 1
		7012	1X45 5X45 I Only	7012	21X55 25X55 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE CYCL	E		•			
twc	Write Cycle Time <sup>(4)</sup>	45		55		ns
tew	Chip Enable to End-of-Write	35		40	—	ns
taw	Address Valid to End-of-Write	35		40		ns
tAS	Address Set-up Time	0		0	—	ns
twp	Write Pulse Width <sup>(6)</sup>	35		40		ns
twr	Write Recovery Time	0		0	—	ns
tDW	Data Valid to End-of-Write	20		20		ns
		1	1	i	İ	1
tHZ	Output High-Z Time <sup>(1,2,3)</sup>	—	20		30	ns
tнz toн	Output High-Z Time <sup>(1,2,3)</sup> Data Hold Time <sup>(6)</sup>	0	20	0	30	ns ns
		0				
ťDH	Data Hold Time <sup>6)</sup>			0		

2654 tbl 10b

NOTES:

1. Transition is measured ±500mV from Low or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter guaranteed by device characterization, but is not production tested.


3. For MASTER/SLAVE combination, two = tBAA + twp, since R/W = VIL must occur after tBAA .

4. 'X' in part numbers indicates power rating (S or L).


- 5. The specified tDH must be met by the device supplying write date to the RAM under all operating conditions.
- Although toH and tow values will vary over voltage and temperature. The actual toH will always be smaller than the actual tow.
- 6. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is HIGH during a RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

Industrial and Commercial Temperature Ranges

# Timing Waveform of Write Cycle No. 1, R/W Controlled Timing<sup>(1,5,8)</sup>



# Timing Waveform of Write Cycle No. 2, **CE** Controlled Timing<sup>(1,5)</sup>



### NOTES:

- 1.  $R/\overline{W}$  or  $\overline{CE}$  must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a  $\overline{CE}$  = VIL and a R/W = VIL
- 3. twr is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured ±500mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is LOW during a RW controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is HIGH during a RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

2654 tbl 11b

# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(6,7)}$

		7012	1X25 5X25 I Only	7012	21X35 25X35 I Only	
Symbol	Parameter	Min.	Мах.	Min.	Max.	Unit
BUSY TIMING	(For MASTER IDT71V33)					
tBAA	BUSY Access Time from Address		20		20	ns
tBDA	BUSY Disable Time from Address		20		20	ns
tBAC	BUSY Access Time from Chip Enable		20		20	ns
tBDC	BUSY Disable Time from Chip Enable		20		20	ns
twdd	Write Pulse to Data Delay <sup>(1)</sup>		50		60	
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>		35		45	
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5		ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	-	30		30	ns
twн	Write Hold After BUSY <sup>(5)</sup>	15		20		ns
BUSY INPUT	IMING (For SLAVE IDT71V43)					
twв	Write to BUSY Input <sup>(4)</sup>	0		0		ns
twн	Write Hold After BUSY <sup>(5)</sup>	15		20		ns
twod	Write Pulse to Data Delay <sup>(1)</sup>		50		60	ns
					45	
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>		35		45	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>		35		-	ns 354 tbl 11a
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	7012	35 11X45 25X45 I Only	7012	-	
tood Symbol	Write Data Valid to Read Data Delay <sup>(1)</sup> Parameter	7012	21X45 25X45	7012	20 21X55 25X55	
Symbol		7012 Com'	21X45 25X45 I Only	7012 Com'	26 21X55 25X55 I Only	354 tbl 11a
Symbol	Parameter	7012 Com'	21X45 25X45 I Only	7012 Com'	26 21X55 25X55 I Only	354 tbl 11a
Symbol BUSY TIMING	Parameter (For MASTER IDT 71V33)	7012 Com'	11X45 25X45 I Only Max.	7012 Com'	20 21X55 25X55 I Only Max	554 tbl 11a Unit
Symbol BUSY TIMING	Parameter (For MASTER IDT 71V33) BUSY Access Time from Address	7012 Com' Min.	21X45 25X45 I Only Max. 20	7012 Com' Min.	20 11X55 55X55 I Only Max. 30	Unit
Symbol BUSY TIMING tBAA tBDA	Parameter (For MASTER IDT 71V33) BUSY Access Time from Address BUSY Disable Time from Address	7012 Com' Min.	1X45 5X45 I Only Max. 20 20	7012 Com' Min.	20 1X55 5X55 I Only Max. 30 30	Unit
Symbol BUSY TIMING tBAA tBDA tBAC	Parameter         (For MASTER IDT 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable	7012 Com' Min.	1X45 5X45 I Only Max 20 20 20 20	7012 Com' Min.	20 1X55 5X55 I Only Max. 30 30 30	Unit Unit ns ns
Symbol BUSY TIMING tBAA tBDA tBAC tBDC	Parameter         (For MASTER IDT 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable	7012 Com' Min.	1X45 5X45 i Only <u>Max</u> 20 20 20 20 20	7012 Com' Min.	20 1X55 5X55 1 Only Max. 30 30 30 30 30	Unit Unit ns ns
Symbol BUSY TIMING tBAA tBDA tBAC tBDC tWDD	Parameter         (For MASTER IDT 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup>	7012 Com' Min.	20 20 20 20 70	7012 Com' Min.	20 11X55 5X55 1 Only Max 30 30 30 30 30 80	Unit Unit ns ns
Symbol BUSY TIMING tBAA tBDA tBDC tBDC tWDD tDDD	Parameter         (For MASTER IDT 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup>	7012 Com' Min.	20 20 20 20 70	7012 Com' Min.	20 11X55 5X55 1 Only Max 30 30 30 30 30 80	554 tbl 11a Unit ns ns ns ns
Symbol BUSY TIMING tBAA tBDA tBDA tBDC tBDC tMDD tAPS	Parameter         (For MASTER IDT 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup> Arbitration Priority Set-up Time <sup>(2)</sup>	7012 Com' Min.	20 20 20 20 20 20 20 20 20 20 20 20 20 2	7012 Com' Min.	20 1X55 25X55 1 Only Max. 30 30 30 30 30 30 65 	554 tbl 11a Unit ns ns ns ns ns
Symbol BUSY TIMING tBAA tBDA tBDA tBDC tBDC tBDC tDDD tAPS tBDD tAPS	Parameter         (For MASTER IDT 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup> Arbitration Priority Set-up Time <sup>(2)</sup> BUSY Disable to Valid Data <sup>(6)</sup>	7012 Com' Min.	1X45 5X45 i Only 20 20 20 20 20 20 55 55 	7012 Com' Min.	20 1X55 25X55 1 Only Max. 30 30 30 30 30 30 65 	554 tbl 11a Unit ns ns ns ns ns ns ns
Symbol BUSY TIMING tBAA tBDA tBDA tBDC tBDC tBDC tDDD tAPS tBDD tAPS	Parameter         (For MASTER IDT 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup> Arbitration Priority Set-up Time <sup>(2)</sup> BUSY Disable to Valid Data <sup>(6)</sup> Write Hold After BUSY <sup>(6)</sup>	7012 Com' Min.	1X45 5X45 i Only 20 20 20 20 20 20 55 55 	7012 Com' Min.	20 1X55 25X55 1 Only Max. 30 30 30 30 30 30 65 	554 tbl 111a Unit NS NS NS NS NS NS
Symbol BUSY TIMING BAA BDA BDA BDC BDC MDD LDDD LAPS BDD MH BUSY INPUT	Parameter         (For MASTER IDT 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup> Arbitration Priority Set-up Time <sup>(2)</sup> BUSY Disable to Valid Data <sup>(3)</sup> Write Hold After BUSY <sup>(6)</sup>	7012 Com' Min.	1X45 5X45 i Only 20 20 20 20 20 20 55 55 	7012 Com' Min.	20 1X55 25X55 1 Only Max. 30 30 30 30 30 30 65 	054 tbl 111a Unit NS NS NS NS NS NS
Symbol BUSY TIMING tBAA tBDA tBDA tBDC tBDC tWDD tAPS tBDD tAPS tBDD tWH BUSY INPUT	Parameter         (For MASTER IDT 71V33)         BUSY Access Time from Address         BUSY Disable Time from Address         BUSY Access Time from Chip Enable         BUSY Disable Time from Chip Enable         Write Pulse to Data Delay <sup>(1)</sup> Write Data Valid to Read Data Delay <sup>(1)</sup> Arbitration Priority Set-up Time <sup>(2)</sup> BUSY Disable to Valid Data <sup>(6)</sup> Write Hold After BUSY <sup>(6)</sup> TIMING (For SLAVE IDT 71V43)         Write to BUSY Input <sup>(4)</sup>	7012 Com' Min.	1X45 55X45 i Only Max. 20 20 20 20 20 20 20 55  35 	7012 Com' Min.	20 1X55 5X55 1 Only Max. 30 30 30 30 30 30 45  45 	554 tbl 11a Unit ns ns ns ns ns ns ns ns ns ns

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY.

2. To ensure that the earlier of the two ports wins.

3. tBDD is a calculated parameter and is the greater of 0, twDD - twp (actual) or tDDD - tDw (actual).

4. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A' ...


5. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.

6. 'X' in part numbers indicates power rating (S or L).

7. Industrial temperature: for specific speeds, packages and powers contact your sales office.

10


# Timing Waveform of Write with Port-to-Port Read and **BUSY**<sup>(1,2,3)</sup>



### NOTES:

- 1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (IDT70125).
- 2.  $\overline{CE}_{L} = \overline{CE}_{R} = V_{IL}$
- 3.  $\overline{OE} = V_{\parallel}$  for the reading port.
- 4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is oppsite from port "A".


## Timing Waveform of Write with **BUSY**<sup>(3)</sup>



### NOTES:

- 1. twH must be met for both BUSY input (slave) and output (master).
- 2. BUSY is asserted on port 'B' blocking R/W'B', until BUSY'B' goes HIGH.
- 3. All timing is the same for left and right ports. Port"A" may be either left or right port. Port "B" is the opposite from port "A".

# Timing Waveform of $\overline{\text{BUSY}}$ Arbritration Controlled by $\overline{\text{CE}}$ Timing<sup>(1)</sup>



### NOTES:

(70121 only).

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted


Industrial and Commercial Temperature Ranges

40

45

ns 2654 tbl 12b

# Timing Waveform of $\overline{\text{BUSY}}$ Arbritration Controlled by Address<sup>(1)</sup>



### NOTES:

1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

2. If taps is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (70121 only).

# **AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range**<sup>(1,2)</sup>

		70121X25 70125X25 Com'l Only		70121X35 70125X35 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRUPT	riming					
tAS	Address Set-up Time	0		0		ns
twr	Write Recovery Time	0		0		ns
tins	Interrupt Set Time		25		35	ns
tinr	Interrupt Reset Time		25		35	ns
						2654 tbl 12a
		7012	1X45 5X45 I Only	70121X55 70125X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRUPT	riming	<u>.</u>	-		-	-
tas	Address Set-up Time	0		0		ns
twr	Write Recovery Time	0		0		ns
tins	Interrupt Set Time		40		45	ns

NOTES:


tINR

1. 'X' in part numbers indicates power rating (S or L).

Interrupt Reset Time

High-Speed 2K x 9 Dual-Port Static RAM with Busy & Interrupt

# Timing Waveform of Interrupt Mode<sup>(1)</sup>



### NOTES:.

2654 drw 13

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. See Interupt Truth Table.
- 3. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is asserted last.
- 4. Timing depends on which enable signal  $(\overline{CE} \text{ or } R/\overline{W})$  is de-asserted first.

# **Truth Tables**

# Truth Table I. Non-Contention Read/Write Control<sup>(4)</sup>

	Left or	Right Port <sup>(1)</sup>						
R/W	Ē	ŌĒ	D0-8	Function				
Х	Н	Х	Z	Port Disable and in Power-Down Mode, Isb2 or Isb4				
Х	Н	Х	Z	$\overline{CE}_R = \overline{CE}_L = H$ , Power-DownMode, Isb1 or Isb3				
L	L	Х	DATAIN	Data on Port Written Into Memory <sup>2)</sup>				
Н	L	L	DATAOUT	Data in Memory Output on Port <sup>(3)</sup>				
Н	L	Н	Z	High-Impedance Outputs				

### NOTES:

1. A0L - A10L  $\neq$  A0R - A10R.

2. If  $\overline{\text{BUSY}}$  = L, data is not written.

3. If  $\overline{\text{BUSY}}$  = L, data may not be valid, see twod and todd timing.

4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

# Truth Table II. Interrupt Flag<sup>(1,4)</sup>

				Right Port						
R/₩∟	CEL	ŌĒL	A10L-A0L	ĪNT∟	R/Wr	ĈĒr	ŌĒR	A10R-A0R	ĪNTR	Function
L	L	Х	7FF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	7FF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	7FE	Х	Set Left ĪNT∟ Flag
Х	L	L	7FE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left ĪNT∟ Flag

NOTES:

1. Assumes  $\overline{\text{BUSY}}$ L =  $\overline{\text{BUSY}}$ R = VIH

2. If BUSYL = VIL, then No Change.

3. If BUSYR = VIL, then No Change.

4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

2654 tbl 14

2654 tbl 13

High-Speed 2K x 9 Dual-Port Static RAM with Busy & Interrupt

### Industrial and Commercial Temperature Ranges

## **Functional Description**

The IDT70121/125 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70121/125 has an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  HIGH). When a port is enabled, access to the entire memory array is permitted.

### Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the  $\overline{CE} = R/\overline{W} = V_{IL}$  per Truth Table II. The left port clears the interrupt by access address location 7FE access when  $\overline{CER} = \overline{OER} = V_{IL}$ ,  $R/\overline{W}$  is a "don't care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (INTR), the right port must access the memory location 7FF. The message (9 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Table II for the interrupt operation.

## **Busy Logic**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.

The use of BUSY logic is not required or desirable for all applications. In some cases it may be useful to logically OR the BUSY outputs together and use any BUSY indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of BUSY logic is not desirable, the BUSY logic can be disabled by using the IDT70125 (SLAVE). In the IDT70125, the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. If desired, unintended write operations can be prevented to a port by tying the BUSY pin for that port LOW. The BUSY outputs on the IDT70121/125 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.

# Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70121/125 RAM array in width while using  $\overline{\text{BUSY}}$  logic, one master part is used to decide which side of the RAM array will receive a  $\overline{\text{BUSY}}$  indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the  $\overline{\text{BUSY}}$  signal as a write inhibit signal. Thus on the IDT70121 RAM the  $\overline{\text{BUSY}}$  pin is an output of the part, and the BUSY pin is an input of the IDT70125 as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating BUSY on one side of the array and another master indicating BUSY on one other side of the array. This would inhibit the write operations from one port for part of a word and





Figure 3. Busy and chip enable routing for both width and depth expansion with 70121 (Master) and 70125 (Slave) RAMs.

inhibit the write operations from the other port for the other part of the word.

The BUSY arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a BUSY flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

High-Speed 2K x 9 Dual-Port Static RAM with Busy & Interrupt

## **Ordering Information**



### NOTE:

......

1. Industrial temperature: for specific speeds, packages and powers contact your sales office.

## **Datasheet Document History**

1/6/99:	Initiated datasheet document history
	Converted to new format
	Cosmetic and typographical corrections
	Pages 2 and 3 Added additional notes to pin configurations
6/3/99:	Changed drawing format
	Page 1 Corrected DSC number



**CORPORATE HEADQUARTERS** 2975 Stender Way Santa Clara, CA 95054

....

for SALES: 800-345-7015 or 408-727-5166 fax: 408-492-8674 www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.